Shu Yan |

|
|
Education:
- B.S., Electrical Engineering, Tsinghua University,
Beijing, P.R.China, 1998
- M.S., Electrical Engineering, Tsinghua University,
Beijing, P.R.China, 2001
- Ph.D., Computer Engineering, Texas A&M University, College
Station, TX, USA, December 2005
|
|
Publications:
- S.Yan, V. Sarin and W. Shi, “Fast 3D Capacitance Extraction by
Inexact Factorization and Reduction“, IEEE Transaction on
Computer-Aided Design of Integrated Circuits and Systems (TCAD),
to appear.
- S. Yan, V. Sarin and W. Shi, "Sparse Transformations and
Preconditioners for Capacitance Extraction", IEEE Transaction on
Computer-Aided Design of Integrated Circuits and Systems (TCAD),
Vol. 24, No. 9, Sept. 2005, 1420-1426, (best paper award
candidate).
- S. Yan, V. Sarin and W. Shi, "Fast Capacitance Extraction
Using Inexact Factorization", Electrical Performance of Electronic
Packaging (EPEP), Oct 25-27, 2004.
- S. Yan, V. Sarin and W. Shi, "Preconditioned Hierarchical 3-D
Capacitance Extraction with Multiple Dielectrics", Design
Automation Conference (DAC), June 7-11, 2004.
- S. Yan, J. Liu and W. Shi, "Improving Boundary Element Methods for Parasitic
Extraction", Asia and
South Pacific Design Automation Conference (ASP-DAC),
2003.
|
Last modified @ 10/2/05 Comments: shu@ee.tamu.edu
|